

Project Name: 48.4FX01.0SA
PCB P/N : 48.4FX01.0SA
REVISION : 09242 -1

System DC/DC
TPS51124 43

INPUTS	OUTPUTS
DCBATOUT	1D05V_S0(9A) 1D5V_S3(12A)

RT9026 44

INPUTS	OUTPUTS
1D5V_S3	DDR_VREF_S3(1.2A)

RT9018 44

INPUTS	OUTPUTS
1D5V_S3	1D1V_S0(2A)

TPS51117 45

INPUTS	OUTPUTS
DCBATOUT	FBVDD(4A)

CHARGER
ISL88731A 47

INPUTS	OUTPUTS
DCBATOUT	BT+

CPU DC/DC
ISL6266A 41

INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 38A

VGA_CORE
RT8202A 47

INPUTS	OUTPUTS
DCBATOUT	VGA_CORE 1.3A

GFXCORE
ISL6263A 46

INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE (7A)

PCB STACKUP

TOP	L1
GND	L2
S	L3
S	L4
GND	L5
BOTTOM	L6

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih,
Taipei Hsien 221, Taiwan, R.O.C.

File
Size A2
Date: Thursday, July 02, 2009

Document Number
JV71

Rev
-2
60

Sheet 1 of 60

The diagram illustrates the system architecture and component interconnections. At the top, the Mobile CPU Penryn (4, 5) is connected to the HOST BUS (667/800/1066MHz@1.05V). The Cantiga (AGTL+ CPU I/F, DDR Memory I/F, INTEGRATED GRAPHICS, LVDS, CRT I/F) (6, 7, 8, 9, 10, 11) is connected to the HOST BUS and the X4 DMI (400MHz). The ICH9M (6 PCIe ports, PCI/PCI BRIDGE, ACPI 2.0, 4 SATA, 12 USB 2.0/1.1 ports, ETHERNET (10/100/1000MbE), High Definition Audio, LPC I/F, Serial Peripheral I/F, Matrix Storage Technology(DO), Active Managemnet Technology(DO)) (12, 13, 14, 15) is connected to the X4 DMI and the C-Link0. The ICH9M is connected to the USB, CardBus (RTS5159, 31), LAN (Giga LAN BCM5784, 25), Mini 1 Card Wire LAN (33), and the LPC BUS. The ICH9M is connected to the SATA (HDD SATA 21, ODD SATA 22) and the USB (Mini USB Blue Tooth 23, Finger Printer 37, USB 4 Port 24). The ICH9M is connected to the LPC BUS (KBC Winbond WPCE773, 35, BIOS (2MB) 36, MEDIA KEY 38, Touch Pad 37, INT. KB 35, LPC DEBUG CONN 36). The ICH9M is connected to the AZALIA (Codec ALC888S, 27, OP AMP MAX9789A, 30, MODEM MDC Card 30, RJ11). The ICH9M is connected to the VGA (N10M-GS-B-A2-128, 32, 33, 37) and the HDMI (20). The ICH9M is connected to the LCD (18) and the CRT (19). The ICH9M is connected to the VRAM (64MbX16X4 512M) and the SMSC EMC2102 (34). The ICH9M is connected to the CLK GEN. (ICS9LPRS365B, 3). The ICH9M is connected to the DDR2 (800 MHz, 16, 17). The ICH9M is connected to the CardBus (RTS5159, 31) and the MS/MS Pro/xD /MMC/SD. The ICH9M is connected to the LAN (Giga LAN BCM5784, 25) and the TXFM (26) and RJ45 (26). The ICH9M is connected to the Mini 1 Card Wire LAN (33). The ICH9M is connected to the LPC BUS (KBC Winbond WPCE773, 35, BIOS (2MB) 36, MEDIA KEY 38, Touch Pad 37, INT. KB 35, LPC DEBUG CONN 36). The ICH9M is connected to the SATA (HDD SATA 21, ODD SATA 22) and the USB (Mini USB Blue Tooth 23, Finger Printer 37, USB 4 Port 24). The ICH9M is connected to the AZALIA (Codec ALC888S, 27, OP AMP MAX9789A, 30, MODEM MDC Card 30, RJ11). The ICH9M is connected to the VGA (N10M-GS-B-A2-128, 32, 33, 37) and the HDMI (20). The ICH9M is connected to the LCD (18) and the CRT (19). The ICH9M is connected to the VRAM (64MbX16X4 512M) and the SMSC EMC2102 (34). The ICH9M is connected to the CLK GEN. (ICS9LPRS365B, 3). The ICH9M is connected to the DDR2 (800 MHz, 16, 17).

Project: 090807-021-111111-001
PCB P/N : 48.4FX01.0SA
REVISION : 09242 -1

System DC/DC
TPS51124 43

INPUTS	OUTPUTS
DCBATOUT	1D05V_S0(9A) 1D5V_S3(12A)

RT9026 44

INPUTS	OUTPUTS
1D5V_S3	DDR_VREF_S3(1.2A)

RT9018 44

INPUTS	OUTPUTS
1D5V_S3	1D1V_S0(2A)

TPS51117 45

INPUTS	OUTPUTS
DCBATOUT	FBVDD(4A)

CHARGER
ISL88731A 47

INPUTS	OUTPUTS
DCBATOUT	BT+

CPU DC/DC
ISL6266A 41

INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 38A

VGA_CORE
RT8202A 47

INPUTS	OUTPUTS
DCBATOUT	VGA_CORE 1.3A

GFXCORE
ISL6263A 46

INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE (7A)

PCB STACKUP

TOP	L1
GND	L2
S	L3
S	L4
GND	L5
BOTTOM	L6

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih,
Taipei Hsien 221, Taiwan, R.O.C.

File
Size A2
Date: Thursday, July 02, 2009

Document Number
JV71

Rev
-2
60

Sheet 1 of 60

The block diagram illustrates the system architecture and component interconnections. At the top, the Mobile CPU Penryn (4, 5) is connected to the HOST BUS (667/800/1066MHz@1.05V). The Cantiga (AGTL+ CPU I/F, DDR Memory I/F, INTEGRATED GRAPHICS, LVDS, CRT I/F) (6, 7, 8, 9, 10, 11) is connected to the HOST BUS and the X4 DMI (400MHz). The ICH9M (6 PCIe ports, PCI/PCI BRIDGE, ACPI 2.0, 4 SATA, 12 USB 2.0/1.1 ports, ETHERNET (10/100/1000MbE), High Definition Audio, LPC I/F, Serial Peripheral I/F, Matrix Storage Technology(DO), Active Managemnet Technology(DO)) (12, 13, 14, 15) is connected to the X4 DMI and the C-Link0. The ICH9M is connected to the USB, CardBus (RTS5159, 31), LAN (Giga LAN BCM5784, 25), Mini 1 Card Wire LAN (33), and the LPC BUS. The ICH9M is connected to the SATA (HDD SATA 21, ODD SATA 22) and the USB (Mini USB Blue Tooth 23, Finger Printer 37, USB 4 Port 24). The ICH9M is connected to the Camera and the KBC Winbond WPCE773 (35). The KBC Winbond WPCE773 is connected to the BIOS (2MB, 36), MEDIA KEY (38), Touch Pad (37), and INT. KB (35). The ICH9M is connected to the CODEC ALC888S (27) and the OP AMP MAX9789A (30). The CODEC ALC888S is connected to the LINE IN (29), Int MIC (18), MIC In (29), INT. SPKR 1.5W (29), and LINE OUT (29). The OP AMP MAX9789A is connected to the LINE OUT (29). The ICH9M is connected to the MODEM MDC Card (30) and the RJ11. The ICH9M is connected to the VGA (N10M-GS-B-A2-128, 32-37) and the HDMI (20). The ICH9M is connected to the LCD (18) and the CRT (19). The ICH9M is connected to the CardBus (RTS5159, 31) and the MS/MS Pro/xD /MMC/SD. The ICH9M is connected to the LAN (Giga LAN BCM5784, 25) and the TXFM (26) and RJ45 (26). The ICH9M is connected to the Mini 1 Card Wire LAN (33). The ICH9M is connected to the LPC BUS and the LPC DEBUG CONN (36). The ICH9M is connected to the SATA (HDD SATA 21, ODD SATA 22) and the USB (Mini USB Blue Tooth 23, Finger Printer 37, USB 4 Port 24). The ICH9M is connected to the Camera and the KBC Winbond WPCE773 (35). The KBC Winbond WPCE773 is connected to the BIOS (2MB, 36), MEDIA KEY (38), Touch Pad (37), and INT. KB (35). The ICH9M is connected to the CODEC ALC888S (27) and the OP AMP MAX9789A (30). The CODEC ALC888S is connected to the LINE IN (29), Int MIC (18), MIC In (29), INT. SPKR 1.5W (29), and LINE OUT (29). The OP AMP MAX9789A is connected to the LINE OUT (29). The ICH9M is connected to the MODEM MDC Card (30) and the RJ11. The ICH9M is connected to the VGA (N10M-GS-B-A2-128, 32-37) and the HDMI (20). The ICH9M is connected to the LCD (18) and the CRT (19). The ICH9M is connected to the CardBus (RTS5159, 31) and the MS/MS Pro/xD /MMC/SD. The ICH9M is connected to the LAN (Giga LAN BCM5784, 25) and the TXFM (26) and RJ45 (26). The ICH9M is connected to the Mini 1 Card Wire LAN (33). The ICH9M is connected to the LPC BUS and the LPC DEBUG CONN (36). The ICH9M is connected to the SATA (HDD SATA 21, ODD SATA 22) and the USB (Mini USB Blue Tooth 23, Finger Printer 37, USB 4 Port 24). The ICH9M is connected to the Camera and the KBC Winbond WPCE773 (35). The KBC Winbond WPCE773 is connected to the BIOS (2MB, 36), MEDIA KEY (38), Touch Pad (37), and INT. KB (35). The ICH9M is connected to the CODEC ALC888S (27) and the OP AMP MAX9789A (30). The CODEC ALC888S is connected to the LINE IN (29), Int MIC (18), MIC In (29), INT. SPKR 1.5W (29), and LINE OUT (29). The OP AMP MAX9789A is connected to the LINE OUT (29). The ICH9M is connected to the MODEM MDC Card (30) and the RJ11. The ICH9M is connected to the VGA (N10M-GS-B-A2-128, 32-37) and the HDMI (20). The ICH9M is connected to the LCD (18) and the CRT (19). The ICH9M is connected to the CardBus (RTS5159, 31) and the MS/MS Pro/xD /MMC/SD. The ICH9M is connected to the LAN (Giga LAN BCM5784, 25) and the TXFM (26) and RJ45 (26). The ICH9M is connected to the Mini 1 Card Wire LAN (33). The ICH9M is connected to the LPC BUS and the LPC DEBUG CONN (36). The ICH9M is connected to the SATA (HDD SATA 21, ODD SATA 22) and the USB (Mini USB Blue Tooth 23, Finger Printer 37, USB 4 Port 24). The ICH9M is connected to the Camera and the KBC Winbond WPCE773 (35). The KBC Winbond WPCE773 is connected to the BIOS (2MB, 36), MEDIA KEY (38), Touch Pad (37), and INT. KB (35). The ICH9M is connected to the CODEC ALC888S (27) and the OP AMP MAX9789A (30). The CODEC ALC888S is connected to the LINE IN (29), Int MIC (18), MIC In (29), INT. SPKR 1.5W (29), and LINE OUT (29). The OP AMP MAX9789A is connected to the LINE OUT (29). The ICH9M is connected to the MODEM MDC Card (30) and the RJ11. The ICH9M is connected to the VGA (N10M-GS-B-A2-128, 32-37) and the HDMI (20). The ICH9M is connected to the LCD (18) and the CRT (19). The ICH9M is connected to the CardBus (RTS5159, 31) and the MS/MS Pro/xD /MMC/SD. The ICH9M is connected to the LAN (Giga LAN BCM5784, 25) and the TXFM (26) and RJ45 (26). The ICH9M is connected to the Mini 1 Card Wire LAN (33). The ICH9M is connected to the LPC BUS and the LPC DEBUG CONN (36). The ICH9M is connected to the SATA (HDD SATA 21, ODD SATA 22) and the USB (Mini USB Blue Tooth 23, Finger Printer 37, USB 4 Port 24). The ICH9M is connected to the Camera and the KBC Winbond WPCE773 (35). The KBC Winbond WPCE773 is connected to the BIOS (2MB, 36), MEDIA KEY (38), Touch Pad (37), and INT. KB (35). The ICH9M is connected to the CODEC ALC888S (27) and the OP AMP MAX9789A (30). The CODEC ALC888S is connected to the LINE IN (29), Int MIC (18), MIC In (29), INT. SPKR 1.5W (29), and LINE OUT (29). The OP AMP MAX9789A is connected to the LINE OUT (29). The ICH9M is connected to the MODEM MDC Card (30) and the RJ11. The ICH9M is connected to the VGA (N10M-GS-B-A2-128, 32-37) and the HDMI (20). The ICH9M is connected to the LCD (18) and the CRT (19). The ICH9M is connected to the CardBus (RTS5159, 31) and the MS/MS Pro/xD /MMC/SD. The ICH9M is connected to the LAN (Giga LAN BCM5784, 25) and the TXFM (26) and RJ45 (26). The ICH9M is connected to the Mini 1 Card Wire LAN (33). The ICH9M is connected to the LPC BUS and the LPC DEBUG CONN (36). The ICH9M is connected to the SATA (HDD SATA 21, ODD SATA 22) and the USB (Mini USB Blue Tooth 23, Finger Printer 37, USB 4 Port 24). The ICH9M is connected to the Camera and the KBC Winbond WPCE773 (35). The KBC Winbond WPCE773 is connected to the BIOS (2MB, 36), MEDIA KEY (38), Touch Pad (37), and INT. KB (35). The ICH9M is connected to the CODEC ALC888S (27) and the OP AMP MAX9789A (30). The CODEC ALC888S is connected to the LINE IN (29), Int MIC (18), MIC In (29), INT. SPKR 1.5W (29), and LINE OUT (29). The OP AMP MAX9789A is connected to the LINE OUT (29). The ICH9M is connected to the MODEM MDC Card (30) and the RJ11. The ICH9M is connected to the VGA (N10M-GS-B-A2-128, 32-37) and the HDMI (20). The ICH9M is connected to the LCD (18) and the CRT (19). The ICH9M is connected to the CardBus (RTS5159, 31) and the MS/MS Pro/xD /MMC/SD. The ICH9M is connected to the LAN (Giga LAN BCM5784, 25) and the TXFM (26) and RJ45 (26). The ICH9M is connected to the Mini 1 Card Wire LAN (33). The ICH9M is connected to the LPC BUS and the LPC DEBUG CONN (36). The ICH9M is connected to the SATA (HDD SATA 21, ODD SATA 22) and the USB (Mini USB Blue Tooth 23, Finger Printer 37, USB 4 Port 24). The ICH9M is connected to the Camera and the KBC Winbond WPCE773 (35). The KBC Winbond WPCE773 is connected to the BIOS (2MB, 36), MEDIA KEY (38), Touch Pad (37), and INT. KB (35). The ICH9M is connected to the CODEC ALC888S (27) and the OP AMP MAX9789A (30). The CODEC ALC888S is connected to the LINE IN (29), Int MIC (18), MIC In (29), INT. SPKR 1.5W (29), and LINE OUT (29). The OP AMP MAX9789A is connected to the LINE OUT (29). The ICH9M is connected to the MODEM MDC Card (30) and the RJ11. The ICH9M is connected to the VGA (N10M-GS-B-A2-128, 32-37) and the HDMI (20). The I

Project: 090807-021-111111-001
PCB P/N : 48.4FX01.0SA
REVISION : 09242 -1

System DC/DC
TPS51124 43

INPUTS	OUTPUTS
DCBATOUT	1D05V_S0(9A) 1D5V_S3(12A)

RT9026 44

INPUTS	OUTPUTS
1D5V_S3	DDR_VREF_S3(1.2A)

RT9018 44

INPUTS	OUTPUTS
1D5V_S3	1D1V_S0(2A)

TPS51117 45

INPUTS	OUTPUTS
DCBATOUT	FBVDD(4A)

CHARGER
ISL88731A 47

INPUTS	OUTPUTS
DCBATOUT	BT+

CPU DC/DC
ISL6266A 41

INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 38A

VGA_CORE
RT8202A 47

INPUTS	OUTPUTS
DCBATOUT	VGA_CORE 1.3A

GFXCORE
ISL6263A 46

INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE (7A)

PCB STACKUP

TOP	L1
GND	L2
S	L3
S	L4
GND	L5
BOTTOM	L6

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih,
Taipei Hsien 221, Taiwan, R.O.C.

File
Size A2
Date: Thursday, July 02, 2009

Document Number
JV71

Rev
-2
60

Sheet 1 of 60

Block Diagram

Mobile CPU Penryn 4, 5

HOST BUS 667/800/1066MHz@1.05V

SMSC EMC2102 34

VRAM 64MbX16X4 512M

Cantiga 6, 7, 8, 9, 10, 11

AGTL+ CPU I/F
DDR Memory I/F
INTEGRATED GRAPHICS
LVDS, CRT I/F

PCIex16

VGA N10M-GS-B-A2-128 32, 37

HDMI 20

LCD 18

CRT 19

DDR2 800 MHz 16, 17

DDR2 800 MHz 16, 17

X4 DMI 400MHz

C-Link0

ICH9M 12, 13, 14, 15

6 PCIe ports
PCI/PCI BRIDGE
ACPI 2.0
4 SATA
12 USB 2.0/1.1 ports
ETHERNET (10/100/1000MbE)
High Definition Audio
LPC I/F
Serial Peripheral I/F
Matrix Storage Technology(DO)
Active Managemnet Technology(DO)

USB

CardBus RTS5159 31

MS/MS Pro/xD /MMC/SD

LAN Giga LAN BCM5784 25

TXFM 26

RJ45 26

Mini 1 Card Wire LAN 33

PCIE

LPC BUS

KBC Winbond WPCE773 35

BIOS (2MB) 36

MEDIA KEY 38

LPC DEBUG CONN 36

Touch Pad 37

INT. KB 35

Camera

USB 4 Port 24

Finger Printer 37

Mini USB Blue Tooth 23

HDD SATA 21

ODD SATA 22

SATA

SATA

CODEC ALC888S 27

OP AMP MAX9789A 30

MODEM MDC Card 30

RJ11

LINE IN 29

Int MIC 18

MIC In 29

INT. SPKR 1.5W 29

LINE OUT 29

AZALIA

Project: 090807-021-111111-001
PCB P/N : 48.4FX01.0SA
REVISION : 09242 -1

System DC/DC
TPS51124 43

INPUTS	OUTPUTS
DCBATOUT	1D05V_S0(9A) 1D5V_S3(12A)

RT9026 44

INPUTS	OUTPUTS
1D5V_S3	DDR_VREF_S3(1.2A)

RT9018 44

INPUTS	OUTPUTS
1D5V_S3	1D1V_S0(2A)

TPS51117 45

INPUTS	OUTPUTS
DCBATOUT	FBVDD(4A)

CHARGER
ISL88731A 47

INPUTS	OUTPUTS
DCBATOUT	BT+

CPU DC/DC
ISL6266A 41

INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 38A

VGA_CORE
RT8202A 47

INPUTS	OUTPUTS
DCBATOUT	VGA_CORE 1.3A

GFXCORE
ISL6263A 46

INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE (7A)

PCB STACKUP

TOP	L1
GND	L2
S	L3
S	L4
GND	L5
BOTTOM	L6

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih,
Taipei Hsien 221, Taiwan, R.O.C.

File
Size A2
Date: Thursday, July 02, 2009

Document Number
JV71

Rev
-2
60

Sheet 1 of 60

The block diagram illustrates the system architecture centered around the Mobile CPU Penryn (4, 5) and the Cantiga AGTL+ CPU I/F (6, 7, 8, 9, 10, 11). The CPU is connected to a HOST BUS (667/800/1066MHz@1.05V) and a CLK GEN. ICS9LPRS365B (3). It also interfaces with SMSC EMC2102 (34) and VRAM (64MbX16X4 512M). The Cantiga chip is connected to two DDR2 800 MHz modules (16, 17) and a VGA N10M-GS-B-A2-128 (32, 33, 37). It interfaces with the ICH9M (12, 13, 14, 15) via X4 DMI 400MHz (34) and C-Link0. The ICH9M is connected to various peripherals: USB (31), CardBus RTS5159 (31), MS/MS Pro/xD /MMC/SD, LAN Giga LAN BCM5784 (25), TXFM (26), RJ45 (26), Mini 1 Card Wire LAN (33), KBC Winbond WPCE773 (35), BIOS (2MB) (36), MEDIA KEY (38), Touch Pad (37), INT. KB (35), LPC DEBUG CONN (36), HDD SATA (21), ODD SATA (22), Mini USB Blue Tooth (23), Camera, USB 4 Port (24), Finger Printer (37), OP AMP MAX9789A (30), CODEC ALC888S (27), MIC In (29), INT. SPKR 1.5W (29), LINE OUT (29), MODEM MDC Card (30), and RJ11. The diagram also shows connections to the AZALIA (27) and the PCB STACKUP (TOP, GND, S, S, GND, BOTTOM).

Project Name: 48.4FX01.0SA
PCB P/N : 48.4FX01.0SA
REVISION : 09242 -1

System DC/DC
TPS51124 43

INPUTS	OUTPUTS
DCBATOUT	1D05V_S0(9A) 1D5V_S3(12A)

RT9026 44

INPUTS	OUTPUTS
1D5V_S3	DDR_VREF_S3(1.2A)

RT9018 44

INPUTS	OUTPUTS
1D5V_S3	1D1V_S0(2A)

TPS51117 45

INPUTS	OUTPUTS
DCBATOUT	FBVDD(4A)

CHARGER
ISL88731A 47

INPUTS	OUTPUTS
DCBATOUT	BT+

CPU DC/DC
ISL6266A 41

INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 38A

VGA_CORE
RT8202A 47

INPUTS	OUTPUTS
DCBATOUT	VGA_CORE 1.3A

GFXCORE
ISL6263A 46

INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE (7A)

PCB STACKUP

TOP	L1
GND	L2
S	L3
S	L4
GND	L5
BOTTOM	L6

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.

File
Size A2
Date: Thursday, July 02, 2009

Document Number
JY71

Rev
-2
60

Sheet 1 of 60

The diagram illustrates the system architecture and component connections for a mobile CPU system. Key components and their connections include:

- Mobile CPU Penryn** (4, 5) connected to **HOST BUS** (667/800/1066MHz@1.05V).
- SMSC EMC2102** (34) connected to the HOST BUS.
- VRAM** (64MbX16X4 512M) connected to the HOST BUS.
- Cantiga** (AGTL+ CPU I/F, DDR Memory I/F, INTEGRATED GRAPHICS, LVDS, CRT I/F) (6, 7, 8, 9, 10, 11) connected to the HOST BUS and **ICH9M**.
- DDR2 800 MHz** (16, 17) connected to the HOST BUS.
- ICH9M** (6 PCIe ports, PCI/PCI BRIDGE, ACPI 2.0, 4 SATA, 12 USB 2.0/1.1 ports, ETHERNET (10/100/1000MbE), High Definition Audio, LPC I/F, Serial Peripheral I/F, Matrix Storage Technology(DO), Active Managemnet Technology(DO)) (12, 13, 14, 15) connected to various peripherals:
 - USB** (31) connected to **CardBus** (RTS5159) and **MS/MS Pro/xD /MMC/SD**.
 - LAN** (Giga LAN, BCM5784) (25) connected to **TXFM** (26) and **RJ45** (26).
 - Mini 1 Card Wire LAN** (33) connected via **PCIe**.
 - LPC BUS** connected to **KBC** (Winbond WPCE773) (35), **BIOS (2MB)** (36), **MEDIA KEY** (38), **LPC DEBUG CONN** (36), **Touch Pad** (37), and **INT. KB** (35).
 - SATA** (21) connected to **HDD SATA** and **ODD SATA** (22).
 - Mini USB** (Blue Tooth) (23) connected via **USB**.
 - Camera** connected via **USB**.
 - Finger Printer** (37) connected via **USB**.
 - USB 4 Port** (24) connected via **USB**.
- Codecs and Audio:** **Codec ALC888S** (27) connected to **LINE IN** (29), **Int MIC** (18), **MIC In** (29), **INT. SPKR** (1.5W) (29), and **OP AMP MAX9789A** (30). **OP AMP** is connected to **LINE OUT** (29). **MODEM MDC Card** (30) is connected to **RJ11**.
- Other Components:** **CLK GEN.** (ICS9LPRS365B) (3), **VGA** (N10M-GS-B-A2-128) (32, 37) connected to **HDMI** (20), **LCD** (18), and **CRT** (19).

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desttop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resister.

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRS LPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disalbed(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3 DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 =Digital display Port and PCIE are operting simulataneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIE disabled


NOTE:



1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.

2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.



Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.







Place them near to the chip (< 0.5")



NB1A		1 OF 10	
H_D#0	F2	H_A#_3	A14
H_D#1	G8	H_A#_4	C15
H_D#2	F8	H_A#_5	F16
H_D#3	F6	H_A#_6	H13
H_D#4	G2	H_A#_7	C18
H_D#5	H6	H_A#_8	M16
H_D#6	F2	H_A#_9	J13
H_D#7	D4	H_A#_10	P16
H_D#8	H3	H_A#_11	R16
H_D#9	M9	H_A#_12	N17
H_D#10	M11	H_A#_13	M13
H_D#11	J1	H_A#_14	E17
H_D#12	J2	H_A#_15	P17
H_D#13	N12	H_A#_16	E17
H_D#14	J6	H_A#_17	G20
H_D#15	P2	H_A#_18	B19
H_D#16	L2	H_A#_19	J16
H_D#17	R2	H_A#_20	E20
H_D#18	N9	H_A#_21	H16
H_D#19	L6	H_A#_22	J20
H_D#20	M5	H_A#_23	L17
H_D#21	J3	H_A#_24	A17
H_D#22	N2	H_A#_25	B17
H_D#23	R1	H_A#_26	L16
H_D#24	N5	H_A#_27	C21
H_D#25	N6	H_A#_28	J17
H_D#26	P13	H_A#_29	H20
H_D#27	N8	H_A#_30	B18
H_D#28	L7	H_A#_31	K17
H_D#29	N10	H_A#_32	B20
H_D#30	M3	H_A#_33	F21
H_D#31	Y3	H_A#_34	K21
H_D#32	Y6	H_A#_35	L20
H_D#33	Y10		
H_D#34	Y12		
H_D#35	Y14		
H_D#36	Y2		
H_D#37	AA8		
H_D#38	Y9		
H_D#39	AA13		
H_D#40	AA9		
H_D#41	AA11		
H_D#42	AD11		
H_D#43	AD10		
H_D#44	AD13		
H_D#45	AE12		
H_D#46	AE9		
H_D#47	AA2		
H_D#48	AD8		
H_D#49	AD3		
H_D#50	AE14		
H_D#51	AE3		
H_D#52	AC3		
H_D#53	AE11		
H_D#54	AE8		
H_D#55	AG2		
H_D#56	AD6		
H_D#57			
H_D#58			
H_D#59			
H_D#60			
H_D#61			
H_D#62			
H_D#63			

HOST

H_ADS#	H12	H_ADS#	4
H_ADSTB#_0	B16	H_ADSTB#0	4
H_ADSTB#_1	G17	H_ADSTB#1	4
H_BNR#	A9	H_BNR#	4
H_BPRI#	E11	H_BPRI#	4
H_BREQ#	G12	H_BREQ#0	4
H_DEFER#	E9	H_DEFER#	4
H_DBSY#	B10	H_DBSY#	4
H_DBSY#	AH7	CLK_MCH_BCLK#	3
HPLL_CLK#	AH6	CLK_MCH_BCLK#	3
H_DPW#	J11	H_DPW#	4
H_DRDY#	F9	H_DRDY#	4
H_HIT#	H8	H_HIT#	4
H_HITM#	E12	H_HITM#	4
H_LOCK#	H11	H_LOCK#	4
H_TRDY#	C9	H_TRDY#	4
H_DIN#_0	J8	H_DIN#(3..0)	4
H_DIN#_1	L3	H_DIN#(3..0)	4
H_DIN#_2	Y13	H_DIN#(3..0)	4
H_DIN#_3	Y1	H_DIN#(3..0)	4
H_DSTB#_0	L10	H_DSTB#(3..0)	4
H_DSTB#_1	M7	H_DSTB#(3..0)	4
H_DSTB#_2	AA5	H_DSTB#(3..0)	4
H_DSTB#_3	AE6	H_DSTB#(3..0)	4
H_DSTBP#_0	L9	H_DSTBP#(3..0)	4
H_DSTBP#_1	M8	H_DSTBP#(3..0)	4
H_DSTBP#_2	AA6	H_DSTBP#(3..0)	4
H_DSTBP#_3	AE5	H_DSTBP#(3..0)	4
H_REQ#_0	B15	H_REQ#0	4
H_REQ#_1	K13	H_REQ#1	4
H_REQ#_2	E13	H_REQ#2	4
H_REQ#_3	B13	H_REQ#3	4
H_REQ#_4	B14	H_REQ#4	4
H_RS#_0	B6	H_RS#0	4
H_RS#_1	F12	H_RS#1	4
H_RS#_2	C8	H_RS#2	4

UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cantiga (1 of 6)

Size

Document Number


JV71


Rev



-2

Date: Thursday, July 02, 2009

Sheet 6 of 60







緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cantiga (6 of 6)

Size

Document Number

Rev


Date


Thursday, July 02, 2009

Sheet 11 of 60


71.CNTIG.00U

71.CNTIG.00U





*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail





緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsien Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
DDR3 Socket	
Size	Rev
Document Number	-2
JV71	
Date: Thursday, July 02, 2009	Sheet 16 of 60

[illegible]

DDR_VREF_S3_1

62.10017.661
High 5.2mm
2nd = 62.10017.A41


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR3 Socket2			
Size	Document Number		Rev
	JV71		-
Date: Thursday, July 02, 2009	Sheet 17	of	60




Put decap near power(0.9V) and pull-up resistor




*Put decap near power(0.9V)
and pull-up resistor*



LCD/INVERTER/CCD CONN




Layout Note:
Place these resistors
close to the CRT-out
connector





Layout Note:


* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




CRT I/F & CONNECTOR



Hsync & Vsync level shift




DDC_CLK & DATA level shift




UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien Z21, Taiwan, R.O.C.

Title
Size Document Number
Date: Thursday, July 02, 2009 Sheet 20 of 60
Rev -2




SATA Connector



UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD CONN			
Size	Document Number		Rev
	JV71		-2
Date:	Thursday, July 02, 2009	Sheet 22 of	60

ODD Connector



UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ODD

Size	Document Number
------	-----------------


JV71

Rev
-2

Date: Thursday, July 02, 2009

Sheet 23 of 60

BLUETOOTH MODULE



UMA

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size

Document Number



JV71

Rev



-2

Date: Thursday, July 02, 2009

Sheet 24 of 60



SA 4.14




UMA

緯創資通 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: USB CONN			
Size	Document Number		Rev
	JV71		-2
Date: Thursday, July 02, 2009	Sheet	25 of 60	



- 1.route on bottom as differential pairs.
2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3.No vias, No 90 degree bends.
4.pairs must be equal lengths.
5.6mil trace width, 12mil separation.
6.36mil between pairs and any other trace.
7.Must not cross ground moat,except RJ-45 moat.


LAN Connector

GIGA Lan Transformer




LAN Connector






緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title Azalia codec ALC888		
Size A3	Document Number JV71	Rev -2
Date: Thursday, July 02, 2009	Sheet 28	of 60




Signal inverter for speaker shutdown




GAIN SETTING




GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB




LINE IN





LINE OUT



MIC IN



Internal Speaker




UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			AUDIO jack
Size	Document Number	JV71	
Date:	Thursday, July 02, 2009	Sheet	30 of 60
Rev	-2		


MDC 1.5 CONN




UMA

Mini Card Connector(WLAN)

Support debug-card





Place near MINI1




Mini Card Connector

UMA


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MINI CARD	
Size A3	Document Number JV71
Date: Thursday, July 02, 2009	Sheet 33 of 60
Rev -2	



2nd source:20.F00984.002



GOLDEN FINGER FOR DEBUG BOARD




UMA



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			BIOS	
Size	Document Number		Rev	
	JV71		-2	
Date:	Thursday, July 02, 2009		Sheet	36 of 60

TOUCH PAD





Finger printer





UMA

LED



Run Power



UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	RUN POWER and 3D3V_AUX_S5
-------	----------------------------------


Size	Document Number
------	-----------------


JV71

-2


Date: Thursday, July 02, 2009

Sheet 39 of 60






Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number





JV71

Rev

-2





















Date: Thursday, July 02, 2009

Sheet 48 of 60



2ND = 79.10112.3JL


79.10712.L02





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		EMI/Spring/Boss	
Size	Document Number	JV71	
Date: Thursday, July 02, 2009	Sheet 50 of 60	Rev -2	


Check test point






Test Point放在Dimm Door打開可量測處



Logical Strap Bit Mapping			STRAPO	USER BIT0=0		GPU_ROM_GI	for Rynix 64X16	for Samsung 64X16	for Qionoda 64X16
Resistor	Pull-up	Pull-down		USER BIT1=1			RAM_CFG_0=1	RAM_CFG_1=0	RAM_CFG_0=0
5Kohms	1000	0000		USER BIT2=1			RAM_CFG_1=0	RAM_CFG_1=0	RAM_CFG_1=1
10Kohms	1001	0001		USER BIT3=1			RAM_CFG_2=0	RAM_CFG_2=0	RAM_CFG_2=0
15Kohms	1010	0010					RAM_CFG_3=0	RAM_CFG_3=0	RAM_CFG_3=0
20Kohms	1011	0011							
25Kohms	1100	0100	STRAPI	3GIO_PADCFG_LUT_ADR=1		GPU_ROM_GO	TV_MODE_BIT0=1	TV_MODE_BIT1=0	
30Kohms	1101	0101		3GIO_PADCFG_LUT_ADR1=0			TV_MODE_BIT2=0	TV_MODE_BIT2=0	
35Kohms	1110	0110		3GIO_PADCFG_LUT_ADR2=0					
40Kohms	1111	0111		3GIO_PADCFG_LUT_ADR3=0					
45Kohms	1111	0111					XCLK_277	x1	










UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
N10M(3/6) DAC	
Size A3	Document Number JV71
Date: Thursday, July 02, 2009	Sheet 54 of 60
Rev -2	








7



Title			
N10M(6/6) POWER			
Size A3	Document Number		Rev
	JV71		-2
Date: Thursday, July 02, 2009	Sheet	57	of 60




2ND = H_72.51G63.C0U S_72.41164.H0U

DIS



FB CMD mapping Mode C-N10M
<Mirror Mode>

DDR3 Power consumption 1.5V@800MHz
Hynix :IDD4W=220.4mA
Samsung :IDD7=150.4mA (calculated)



2ND = H_72.51G63.C0U S_72.41164.H0U

DIS



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			VRAM(1/2)		
Size	Document Number				Rev
A3	JV71				-2
Date:	Thursday, July 02, 2009	Sheet	58	of	60

UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size
A2

Document Number
JV71

Date: Thursday, July 02, 2009

Rev
-2

Sheet 60 of 60

Title

HISTORY